

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau(43) International Publication Date
22 July 2004 (22.07.2004)


PCT

(10) International Publication Number
WO 2004/061898 A2

- (51) International Patent Classification⁷: **H01L**
- (21) International Application Number:
PCT/US2003/037046
- (22) International Filing Date:
17 November 2003 (17.11.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
60/437,922 2 January 2003 (02.01.2003) US
- (71) Applicant (for all designated States except US): **PDF SOLUTIONS, INC.** [US/US]; 333 West San Carlos Street, Suite 700, San Jose, CA 95110 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **CIPLICKAS, Dennis** [US/US]; 2441 Schubert Avenue, San Jose, CA 95124 (US). **DAVIS, Joe** [DE/US]; Frottmaningerstrasse

19, Unterschleissheim 85716 (DE). **HESS, Christopher** [DE/US]; 320 South Overlook Drive, San Ramon, CA 94583 (US). **LEE, Sherry** [US/US]; 935 Wren Drive, San Jose, CA 95125 (US). **Malavasi, Enrico** [US/US]; 1371 Ormonde Way, Mountain View, CA 94043 (US). **MOHAMMAD, Abdulmobeen** [IN/US]; 180 Elm Court #1808, Sunnyvale, CA 94086 (US). **RADOJCIC, Ratibor** [US/US]; 850 Beech Street Unit 610, San Diego, CA 92101 (US). **STINE, Brian** [US/US]; Ebisu Garden Terrace #1503, Mita 1-4-3, Meguro-ku, Tokyo-to 153-0062 (US). **VALLISHAYEE, Rakesh** [IN/US]; 6338 Nepo Drive, San Jose, CA 95119 (US). **ZANELLA, Stefano** [IT/US]; 3200 Payne Avenue #724, San Jose, CA 95117 (US). **DRAGONE, Nicola** [IT/IT]; Via Penella 37, Vobarno, Brescia 125079 (IT). **GUARDIANI, Carlo** [IT/IT]; Via Seghe, San Tommaso 7/A, Verona (VR) 37129 (IT). **QUARANTELLI, Michel** [IT/IT]; Via Giovanni XXIII, 10, Noceto, (PR) 143015 (IT). **TONELLO, Stefano** [IT/IT]; Via 4 Novembre 14, Breganze, (VI) 36042 (IT).

[Continued on next page]

(54) Title: YIELD IMPROVEMENT

(57) Abstract: An integrated circuit is designed to improve yield when manufacturing the integrated circuit, by obtaining a design element from a set of design elements used in designing integrated circuits. A variant design element is created based on the obtained design element, where a feature of the obtained design element is modified to create the variant design element. A yield to area ratio for the variant design element is determined. If the yield to area ratio of the variant design element is greater than a yield to area ratio of the obtained design element, the variant design element is retained to be used in designing the integrated circuit